<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: i.MX51 EIM bus clarified</title>
	<atom:link href="http://billauer.se/blog/2011/10/imx51-imx-weim-freescale-arm-bus/feed/" rel="self" type="application/rss+xml" />
	<link>https://billauer.se/blog/2011/10/imx51-imx-weim-freescale-arm-bus/</link>
	<description>Anything I found worthy to write down.</description>
	<lastBuildDate>Thu, 26 Mar 2026 13:15:15 +0000</lastBuildDate>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.1.2</generator>
	<item>
		<title>By: ARUN</title>
		<link>https://billauer.se/blog/2011/10/imx51-imx-weim-freescale-arm-bus/comment-page-1/#comment-1175</link>
		<dc:creator>ARUN</dc:creator>
		<pubDate>Wed, 30 Mar 2016 18:04:43 +0000</pubDate>
		<guid isPermaLink="false">https://billauer.se/blog/?p=1989#comment-1175</guid>
		<description>Hi,
I am using i.mx51 board. I am trying to get the 32bit mux data CS0. (MUM=1,DSZ=011)

I am facing a problem, whenever i am trying to read/write data. i am able to read and write 16 bit of mux data, i am unable to get full 32bit data. If i change to normal mode means then i am getting upper 16bit data.

What changes have to made to get the entire 32bit data.</description>
		<content:encoded><![CDATA[<p>Hi,<br />
I am using i.mx51 board. I am trying to get the 32bit mux data CS0. (MUM=1,DSZ=011)</p>
<p>I am facing a problem, whenever i am trying to read/write data. i am able to read and write 16 bit of mux data, i am unable to get full 32bit data. If i change to normal mode means then i am getting upper 16bit data.</p>
<p>What changes have to made to get the entire 32bit data.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: ejacklin</title>
		<link>https://billauer.se/blog/2011/10/imx51-imx-weim-freescale-arm-bus/comment-page-1/#comment-1070</link>
		<dc:creator>ejacklin</dc:creator>
		<pubDate>Thu, 19 Mar 2015 09:56:21 +0000</pubDate>
		<guid isPermaLink="false">https://billauer.se/blog/?p=1989#comment-1070</guid>
		<description>Hi,
I am using i.Mx6 EIM-interface to communicate with ALtera FPGA, I configured it to work in asynchronous multiplexed mode, but CS0 is always running high, i am not able to toggle it, can you please let me how can i toggle the CS0.</description>
		<content:encoded><![CDATA[<p>Hi,<br />
I am using i.Mx6 EIM-interface to communicate with ALtera FPGA, I configured it to work in asynchronous multiplexed mode, but CS0 is always running high, i am not able to toggle it, can you please let me how can i toggle the CS0.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Zhenxin Zhang</title>
		<link>https://billauer.se/blog/2011/10/imx51-imx-weim-freescale-arm-bus/comment-page-1/#comment-787</link>
		<dc:creator>Zhenxin Zhang</dc:creator>
		<pubDate>Tue, 03 Jul 2012 03:05:05 +0000</pubDate>
		<guid isPermaLink="false">https://billauer.se/blog/?p=1989#comment-787</guid>
		<description>Hi, I am using IMX53 EIM-interface to communicate with a uart-chip.
I configure it to work in asynchronous mode: 8-bit data residing on  DA[23-16], and CS0 CS1 RW OE signals are configured.
The problem is CS RW OE keep high when I read or write to the address space.
I have configured the EIM-reg and IOMUX_GPR1-reg. Is there anything I missed?
Thank you.</description>
		<content:encoded><![CDATA[<p>Hi, I am using IMX53 EIM-interface to communicate with a uart-chip.<br />
I configure it to work in asynchronous mode: 8-bit data residing on  DA[23-16], and CS0 CS1 RW OE signals are configured.<br />
The problem is CS RW OE keep high when I read or write to the address space.<br />
I have configured the EIM-reg and IOMUX_GPR1-reg. Is there anything I missed?<br />
Thank you.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Soya</title>
		<link>https://billauer.se/blog/2011/10/imx51-imx-weim-freescale-arm-bus/comment-page-1/#comment-688</link>
		<dc:creator>Soya</dc:creator>
		<pubDate>Wed, 28 Dec 2011 02:58:37 +0000</pubDate>
		<guid isPermaLink="false">https://billauer.se/blog/?p=1989#comment-688</guid>
		<description>Hi. I am using imx51 processor in linux. When accessing WEIM with sync mode,32 bit,Chip select1 I am getting both data and address phase for every write but i am not getting data and address phase in read.
I set the CS1GCR1, CS1GCR2, CS1RCR1, CS1RCR2, CS1WCR1, CS1WCR2 registers. 

My read register value is CS1RCR1- 0x0a010000
CS1RCR2 - 0x0
Did I miss any settings for read register.?</description>
		<content:encoded><![CDATA[<p>Hi. I am using imx51 processor in linux. When accessing WEIM with sync mode,32 bit,Chip select1 I am getting both data and address phase for every write but i am not getting data and address phase in read.<br />
I set the CS1GCR1, CS1GCR2, CS1RCR1, CS1RCR2, CS1WCR1, CS1WCR2 registers. </p>
<p>My read register value is CS1RCR1- 0x0a010000<br />
CS1RCR2 &#8211; 0x0<br />
Did I miss any settings for read register.?</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: eli</title>
		<link>https://billauer.se/blog/2011/10/imx51-imx-weim-freescale-arm-bus/comment-page-1/#comment-648</link>
		<dc:creator>eli</dc:creator>
		<pubDate>Thu, 10 Nov 2011 22:58:18 +0000</pubDate>
		<guid isPermaLink="false">https://billauer.se/blog/?p=1989#comment-648</guid>
		<description>I rely on Linux&#039; initialization of the system, so I haven&#039;t gone down to the details about how the clocks are set up. Sorry.</description>
		<content:encoded><![CDATA[<p>I rely on Linux&#8217; initialization of the system, so I haven&#8217;t gone down to the details about how the clocks are set up. Sorry.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: kadamaje</title>
		<link>https://billauer.se/blog/2011/10/imx51-imx-weim-freescale-arm-bus/comment-page-1/#comment-647</link>
		<dc:creator>kadamaje</dc:creator>
		<pubDate>Thu, 10 Nov 2011 22:54:32 +0000</pubDate>
		<guid isPermaLink="false">https://billauer.se/blog/?p=1989#comment-647</guid>
		<description>I&#039;m trying to access an FPGA device from an i.MX51 processor too, but can&#039;t get it to work. I also tried using the same register settings as you mention. A difference I noticed was that in the waveforms you show (next page), if I turn off the BCM bit in WEIM Config Register, my BCLK turns off completely- even when the chip select goes low- no BCLK.
Any suggestions you could give would be helpful. Also, would it be possible to provide the boot program source code that you are using, perhaps I&#039;m not initializing some clocks right?</description>
		<content:encoded><![CDATA[<p>I&#8217;m trying to access an FPGA device from an i.MX51 processor too, but can&#8217;t get it to work. I also tried using the same register settings as you mention. A difference I noticed was that in the waveforms you show (next page), if I turn off the BCM bit in WEIM Config Register, my BCLK turns off completely- even when the chip select goes low- no BCLK.<br />
Any suggestions you could give would be helpful. Also, would it be possible to provide the boot program source code that you are using, perhaps I&#8217;m not initializing some clocks right?</p>
]]></content:encoded>
	</item>
</channel>
</rss>
